

## Features

- 240pin, unbuffered dual in-line memory module (UDIMM)
- Error Check Correction (ECC) Support
- Fast data transfer rates: PC2-4200, PC3-5300, PC3-6400
- Single or Dual rank
- 512MB (64Meg x 72), 1GB(128 Meg x 72), 2GB (256 Meg x 72)
- JEDEC standard 1.8V I/O (SSTL\_18-compatible)
- $V_{DD} = V_{DDQ} = 1.8V \pm 0.1V$
- $V_{DDSPD} = 3.0V$  to  $3.6V$
- Differential clock inputs, Differential data strobe (DQS, DQS#) option
- $4n$ -bit prefetch architecture
- Multiple internal device banks for concurrent operation
- Programmable CAS latency (CL)
- Posted CAS additive latency (AL)
- WRITE latency = READ latency - 1 tCK
- Programmable burst lengths (BL): 4 or 8
- Adjustable data-output drive strength
- 64ms, 8,192-cycle refresh
- On-die termination (ODT)• Serial presence-detect (SPD) EEPROM
- Gold edge contacts
- Pb-free

## Module Specification

Part Number	Module Density & Configuration	Bandwidth	Data Rate	Timing (tCL-tRCD-tRP)
SP512MBLRE533O01	512MB (64Mx72) 64Mx8 1Rank	PC2-4200	DDR2-533	4-4-4
SP512MBLRE667O01		PC2-5300	DDR2-667	5-5-5
SP512MBLRE800O01		PC2-6400	DDR2-800	5-5-5
SP001GBLRE533O01	1GB (128Mx72) 64Mx8 2Ranks	PC2-4200	DDR2-533	4-4-4
SP001GBLRE667O01		PC2-5300	DDR2-667	5-5-5
SP001GBLRE800O01		PC2-6400	DDR2-800	5-5-5
SP001GBLRE533S01	1GB (64Mx72) 128Mx8 1Rank	PC2-4200	DDR2-533	4-4-4
SP001GBLRE667S01		PC2-5300	DDR2-667	5-5-5
SP001GBLRE800S01		PC2-6400	DDR2-800	5-5-5
SP002GBLRE533S01	2GB (128Mx72) 128Mx8 2Ranks	PC2-4200	DDR2-533	4-4-4
SP002GBLRE667S01		PC2-5300	DDR2-667	5-5-5
SP002GBLRE800S01		PC2-6400	DDR2-800	5-5-5

Note:

1. This document supports all LRE Series DDR2 240Pin UDIMM products.
2. Some item was being EOL in this list, Please contact with our sales Dep.
3. All part numbers end with a double-digit code is for customize use only.

Example: SP512MBLRE533O01-XX

## Pin Assignments

240-Pin DDR2 UDIMM Front

Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V <sub>REF</sub>	31	DQ19	61	A4	91	V <sub>SS</sub>
2	V <sub>SS</sub>	32	V <sub>SS</sub>	62	V <sub>DDQ</sub>	92	DQS5#
3	DQ0	33	DQ24	63	A2	93	DQS5
4	DQ1	34	DQ25	64	V <sub>DD</sub>	94	V <sub>SS</sub>
5	V <sub>SS</sub>	35	V <sub>SS</sub>	65	V <sub>SS</sub>	95	DQ42
6	DQS0#	36	DQS3#	66	V <sub>SS</sub>	96	DQ43
7	DQS0	37	DQS3	67	V <sub>DD</sub>	97	V <sub>SS</sub>
8	V <sub>SS</sub>	38	V <sub>SS</sub>	68	NC	98	DQ48
9	DQ2	39	DQ26	69	V <sub>DD</sub>	99	DQ49
10	DQ3	40	DQ27	70	A10/AP	100	V <sub>SS</sub>
11	V <sub>SS</sub>	41	V <sub>SS</sub>	71	BA0	101	SA2
12	DQ8	42	CB0	72	V <sub>DDQ</sub>	102	NC
13	DQ9	43	CB1	73	WE#	103	V <sub>SS</sub>
14	V <sub>SS</sub>	44	V <sub>SS</sub>	74	CAS#	104	DQS6#
15	DQS1#	45	DQS8#	75	V <sub>DDQ</sub>	105	DQS6
16	DQS1	46	DQS8	76	S1#	106	V <sub>SS</sub>
17	V <sub>SS</sub>	47	V <sub>SS</sub>	77	ODT1	107	DQ50
18	NC	48	CB2	78	V <sub>DDQ</sub>	108	DQ51
19	NC	49	CB3	79	V <sub>SS</sub>	109	V <sub>SS</sub>
20	V <sub>SS</sub>	50	V <sub>SS</sub>	80	DQ32	110	DQ56
21	DQ10	51	V <sub>DDQ</sub>	81	DQ33	111	DQ57
22	DQ11	52	CKE0	82	V <sub>SS</sub>	112	V <sub>SS</sub>
23	V <sub>SS</sub>	53	V <sub>DD</sub>	83	DQS4#	113	DQS7#
24	DQ16	54	BA2	84	DQS4	114	DQS7
25	DQ17	55	NC	85	V <sub>SS</sub>	115	V <sub>SS</sub>
26	V <sub>SS</sub>	56	V <sub>DDQ</sub>	86	DQ34	116	DQ58
27	DQS2#	57	A11	87	DQ35	117	DQ59
28	DQS2	58	A7	88	V <sub>SS</sub>	118	V <sub>SS</sub>
29	V <sub>SS</sub>	59	V <sub>DD</sub>	89	DQ40	119	SDA
30	DQ18	60	A5	90	DQ41	120	SCL

240-Pin DDR2 UDIMM Back


Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
121	V <sub>SS</sub>	151	V <sub>SS</sub>	181	V <sub>DDQ</sub>	211	DM5
122	DQ4	152	DQ28	182	A3	212	NC
123	DQ5	153	DQ29	183	A1	213	V <sub>SS</sub>
124	V <sub>SS</sub>	154	V <sub>SS</sub>	184	V <sub>DD</sub>	214	DQ46
125	DM0	155	DM3	185	CK0	215	DQ47
126	NC	156	NC	186	CK0#	216	V <sub>SS</sub>
127	V <sub>SS</sub>	157	V <sub>SS</sub>	187	V <sub>DD</sub>	217	DQ52
128	DQ6	158	DQ30	188	A0	218	DQ53
129	DQ7	159	DQ31	189	V <sub>DD</sub>	219	V <sub>SS</sub>
130	V <sub>SS</sub>	160	V <sub>SS</sub>	190	BA1	220	NC
131	DQ12	161	CB4	191	V <sub>DDQ</sub>	221	NC
132	DQ13	162	CB5	192	RAS#	222	V <sub>SS</sub>
133	V <sub>SS</sub>	163	V <sub>SS</sub>	193	S0#	223	DM6
134	DM1	164	DM8	194	V <sub>DDQ</sub>	224	NC
135	NC	165	NC	195	ODT0	225	V <sub>SS</sub>
136	V <sub>SS</sub>	166	V <sub>SS</sub>	196	A13	226	DQ54
137	NC	167	CB6	197	V <sub>DD</sub>	227	DQ55
138	NC	168	CB7	198	V <sub>SS</sub>	228	V <sub>SS</sub>
139	V <sub>SS</sub>	169	V <sub>SS</sub>	199	DQ36	229	DQ60
140	DQ14	170	V <sub>DDQ</sub>	200	DQ37	230	DQ61
141	DQ15	171	CKE1	201	V <sub>SS</sub>	231	V <sub>SS</sub>
142	V <sub>SS</sub>	172	V <sub>DD</sub>	202	DM4	232	DM7
143	DQ20	173	A15	203	NC	233	NC
144	DQ21	174	A14	204	V <sub>SS</sub>	234	V <sub>SS</sub>
145	V <sub>SS</sub>	175	V <sub>DDQ</sub>	205	DQ38	235	DQ62
146	DM2	176	A12	206	DQ39	236	DQ63
147	NC	177	A9	207	V <sub>SS</sub>	237	V <sub>SS</sub>
148	V <sub>SS</sub>	178	V <sub>DD</sub>	208	DQ44	238	V <sub>DDSPD</sub>
149	DQ22	179	A8	209	DQ45	239	SA0
150	DQ23	180	A6	210	V <sub>SS</sub>	240	SA1

## Pin Description

Symbol	Type	Description
Ax	Input	<b>Address inputs:</b> Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BAx) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. See the Pin Assignments Table for density-specific addressing information.
BAx	Input	<b>Bank address inputs:</b> Define the device bank to which an ACTIVE, READ, WRITE, or PRECHARGE command is being applied. BA define which mode register (MR0, MR1, MR2, and MR3) is loaded during the LOAD MODE command.
CKx, CKx#	Input	<b>Clock:</b> Differential clock inputs. All control, command, and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#.
CKEx	Input	<b>Clock enable:</b> CKE (registered HIGH) activates and CKE (registered LOW) deactivates clocking circuitry on the DDR2 SDRAM.
DMx	I/O	<b>Data input mask (x8 devices only):</b> DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH, along with that input data, during a write access. DM is sampled on both edges of DQS. Although DM pins are input-only, the DM loading is designed to match that of DQ and DQS pins.
ODTx	Input	<b>On-die termination:</b> ODT (registered HIGH) enables termination resistance internal to the DDR2 SDRAM. When enabled, ODT is only applied to the following pins: DQ, DQS, DQS#, and CB. The ODT input will be ignored if disabled via the LOAD MODE command.
RAS#, CAS#, WE#	Input	<b>Command inputs:</b> RAS#, CAS#, and WE# (along with S#) define the command being entered.
Sx#, Sx#	Input	<b>Chip select:</b> Enables (registered LOW) and disables (registered HIGH) the command decoder.
SAx	Input	<b>Serial address inputs:</b> Used to configure the SPD EEPROM address range on the I <sup>2</sup> C bus.
SCL	Input	<b>Serial clock for SPD EEPROM:</b> Used to configure the SPD EEPROM address range on the I <sup>2</sup> C bus.
SDA	I/O	<b>Serial presence-detect data:</b> SDA is a bidirectional pin used to transfer addresses and data into and out of the presence-detect portion of the module.
DQx	I/O	<b>Data input/output:</b> Bidirectional data bus.
DQSx, DQSx#	I/O	<b>Data strobe:</b> Output with read data, input with write data for source synchronous operation. Edge-aligned with read data, center-aligned with write data. DQS# is only used when differential data strobe mode is enabled via the LOAD MODE command.
V <sub>DD</sub> /V <sub>DDQ</sub>	Supply	<b>Power supply:</b> 1.8V ±0.1V.
V <sub>DDSPD</sub>	Supply	<b>Serial EEPROM positive power supply:</b> +1.7V to +3.6V.
V <sub>REF</sub>	Supply	SSTL_18 reference voltage. (VDD/2)
V <sub>SS</sub>	Supply	Ground.
NC	–	<b>No connect:</b> These pins are not connected on the module.

## Simplified Mechanical Drawing(x8 1Rank)

X64 DIMM, populated as one physical rank of x8 DDR2 SDRAMs



**Note:** 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.

**Note:** 2. The dimensional diagram is for reference only.

